BRISC-V Emulator: A Standalone, Installation-Free, Browser-Based Teaching Tool

2018/12/07 by Mihailo Isakov, Isakov, Mihailo, Michel A. Kinsy +1
Computer Science · #Cloud Computing and Resource Management #FOS: Computer and information sciences #Programming Languages (cs.PL) #Software Engineering Research #Software System Performance and Reliability

paper · pdf · doi:10.48550/arxiv.1812.04077

openalex publication_date 2018/12/07 · openalex created_date 2025/10/10 · openalex updated_date 2026/08/04

Abstract

Many computer organization and computer architecture classes have recently started adopting the RISC-V architecture as an alternative to proprietary RISC ISAs and architectures. Emulators are a common teaching tool used to introduce students to writing assembly. We present the BRISC-V (Boston University RISC-V) Emulator and teaching tool, a RISC-V emulator inspired by existing RISC and CISC emulators. The emulator is a web-based, pure javascript implementation meant to simplify deployment, as it does not require maintaining support for different operating systems or any installation. Here we present the workings, usage, and extensibility of the BRISC-V emulator.

Related

• WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
• Optimized Real-Time Assembly in a RISC Simulator
• Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
• ARISE: Automating RISC-V Instruction Set Extension
• FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm