High‐speed low‐power common‐mode insensitive dynamic comparator

2015/01/01 by Junfeng Gao, Guangjun Li, Qiang Li · 1 citation
Computer Science · Engineering · #Advanced Electrical Measurement Techniques #Common-mode signal #Comparator #Computer science #Electrical engineering #Electronic engineering #Engineering #Fault Detection and Control Systems #Mode (computer interface) #Physics #Power (physics) #Sensor Technology and Measurement Systems #Voltage

paper · doi:10.1049/el.2014.3272

openalex publication_date 2015/01/01 · openalex created_date 2025/10/10 · openalex updated_date 2026/07/23

Abstract

A new structure single‐stage dynamic comparator with a large input common‐mode range is proposed. The proposed comparator is compared with previous dynamic comparators. With same size input transistors and load capacitance, it is more than 1.2 times faster with <80% power consumption. Also, the input‐referred noise and offset are no more than the previous comparators.

Cited by

• Review on High-Speed Dynamic Comparators for Analog to Digital Converters

Related

• Strong-ARM Dynamic Latch Comparators: Design and Analyses on CAD Platform
• Design of a Strong-Arm Dynamic-Latch based comparator with high speed, low power and low offset for SAR-ADC
• A balanced rail-to-rail all digital comparator using only standard cells
• Sense Amplifier Comparator with Offset Correction for Decision Feedback Equalization based Receivers
• A technique to enable frequency dependent power savings in a level crossing analog-to-digital converter