Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks

2022/05/16 by Challagundla, Dhandeep, Galib, Mehedi, Bezzam, Ignatius +1 · 1 citation
#FOS: Computer and information sciences #FOS: Electrical engineering #Hardware Architecture (cs.AR) #Systems and Control (eess.SY) #electronic engineering #information engineering

paper · doi:10.48550/arxiv.2205.07949

Abstract

As the demand for high-performance microprocessors increases, the circuit complexity and the rate of data transfer increases resulting in higher power consumption. We propose a clocking architecture that uses a series LC resonance and inductor matching technique to address this bottleneck. By employing pulsed resonance, the switching power dissipated is recycled back. The inductor matching technique aids in reducing the skew, increasing the robustness of the clock network. This new resonant architecture saves over 43% power and 91% skew clocking a range of 1--5 GHz, compared to a conventional primary-secondary flip-flop-based CMOS architecture.

Cited by

• PGR-DRC: Pre-Global Routing DRC Violation Prediction Using Unsupervised Learning

Related

• Resonant Energy Recycling SRAM Architecture
• Resonant Clocking Circuits for Reversible Computation
• Energy Saving Techniques for Energy Constrained CMOS Circuits and Systems
• An RC Oscillator With Comparator Offset Cancellation
• Data-Dependent Clock Gating approach for Low Power Sequential System