A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region

2007/01/01 by Jie Deng, H.-S. Philip Wong, H.‐S. Philip Wong · 11 citations
Materials Science · Engineering · #Carbon Nanotubes in Composites #Advancements in Semiconductor Devices and Circuit Design #Analog and Mixed-Signal Circuit Design

paper · doi:10.1109/ted.2007.909030

Abstract

This paper presents a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field-effect transistors (CNFETs). This model is valid for CNFET with a wide range of chiralities and diameters and for CNFET with either metallic or semiconducting carbon-nanotube (CNT) conducting channel. The modeled nonidealities include the quantum confinement effects on both circumferential and axial directions, the acoustical/optical phonon scattering in the channel region, and the screening effect by the parallel CNTs for CNFET with multiple CNTs. In order to be compatible with both large-(digital) and small-signal (analog) applications, a complete transcapacitance network is implemented to deliver the real-time dynamic response. This model is implemented with an HSPICE. Using this model, we project a 13 times CV/I improvement of the intrinsic CNFET with (19, 0) CNT over the bulk n-type MOSFET at the 32-nm node. The model described in this paper serves as a starting point toward the complete CNFET-device model incorporating the additional device/circuit-level non-idealities and multiple CNTs reported in the paper of Deng and Wong.

Cited by

• Hybrid CMOS-CNFET based NP dynamic Carry Look Ahead Adder
• Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers. [europepmc]
• Novel Second-Order Fully Differential All-Pass Filter Using CNTFETs. [europepmc]
• Design and Analysis of Digitally Tunable Transconductance Amplifier (DTTA) Using CNTFETs. [europepmc]
• Progress on a Carbon Nanotube Field-Effect Transistor Integrated Circuit: State of the Art, Challenges, and Evolution. [europepmc]
• Enhanced CPU Design for SDN Controller. [europepmc]
• Analytical Capacitance Model for Carbon Nanotube Field-Effect Transistors Including Interface-Trap Effects. [europepmc]
• Energy-efficient design of CNTFET-based quaternary arithmetic circuits. [europepmc]
• Low power and high-speed quadrate node upset tolerant latch design using CNTFET. [europepmc]
• Impact of material and structural parameters on the performance of advanced low-power CNTFET-based SRAM designs. [europepmc]
• A CNTFET based process variation resilient SRAM design for stable low power and half select free operation. [europepmc]

Related

• Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors
• DFT modelling of bulk-modulated carbon nanotube field-effect transistors
• Advancing CMOS with Carbon Electronics
• High Performance CNFET-based Ternary Full Adders
• The Post-Silicon Semiconductor Era: A Review of Physics, Synthesis, and Architectural Integration of Carbon Nanotube Field-Effect Transistors