Word-Level Structure Identification In FPGA Designs Using Cell Proximity Information

2023/03/07 by Aparajithan Nathamuni-Venkatesan, Nathamuni-Venkatesan, Aparajithan, Ram-Venkat Narayanan +7 · 1 citation
Computer Science · Engineering · #Embedded Systems Design Techniques #VLSI and Analog Circuit Testing #VLSI and FPGA Design Techniques

paper · pdf · doi:10.48550/arxiv.2303.07405

Abstract

Reverse engineering of FPGA based designs from the flattened LUT level netlist to high level RTL helps in verification of the design or in understanding legacy designs. We focus on flattened netlists for FPGA devices from Xilinx 7 series and Zynq 7000. We propose a design element grouping algorithm that makes use of the location information of the elements on the physical device after place and route. The proposed grouping algorithm gives clusters with average NMI of 0.73 for groupings including all element types. The benchmarks chosen include a range of designs from communication, arithmetic units, processors and DSP processing units.

Cited by

• HAL -- An Open-Source Framework for Gate-Level Netlist Analysis

Related

• Reverse Engineering Word-Level Models from Look-Up Table Netlists
• ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
• Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
• Representation of Evolutionary Algorithms in FPGA Cluster for Project of Large-Scale Networks
• Large Language Model (LLM) for Standard Cell Layout Design Optimization