Implications of VLSI Fault Models and Distributed Systems Failure Models – A hardware designer's view

2009/01/01 by Gottfried Fuchs, Fuchs, Gottfried
Computer Science · #Cloud Computing and Resource Management #Distributed and Parallel Computing Systems #Distributed systems and fault tolerance #VLSI #distributed system #failure model #fault model

paper · doi:10.4230/dagsemproc.08371.4

openalex publication_date 2009/01/01 · openalex created_date 2025/10/10 · openalex updated_date 2026/07/28

Abstract

The fault and failure models as well as their semantics within the VLSI and the distributed systems/algorithms community are quite different. Pointing out the mismatch of those fault respectively failure models is the main part of this work. The impact of the implemented failure model in terms of hardware effort and system complexity will be shown on different VLSI implementations of distributed algorithms. However, still, there are a lot of open questions left mostly related to the coverage analysis of hardware implemented fault-tolerant algorithms.

Related

• 08371 Summary – Fault-Tolerant Distributed Algorithms on VLSI Chips
• 08371 Abstracts Collection – Fault-Tolerant Distributed Algorithms on VLSI Chips
• A Distributed System-level Diagnosis Model for the Implementation of Unreliable Failure Detectors
• A Survey of Fault-Tolerance and Fault-Recovery Techniques in Parallel Systems
• A Survey of fault models and fault tolerance methods for 2D bus-based multi-core systems and TSV based 3D NOC many-core systems