GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator

2016/06/03 by Jan Gray, Gray, Jan · 3 citations
Computer Science · #Embedded Systems Design Techniques #FOS: Computer and information sciences #Hardware Architecture (cs.AR) #Interconnection Networks and Systems #Parallel Computing and Optimization Techniques

paper · pdf · doi:10.48550/arxiv.1606.01037

openalex publication_date 2016/06/03 · openalex created_date 2025/10/10 · openalex updated_date 2026/07/28

Abstract

GRVI is an FPGA-efficient RISC-V RV32I soft processor. Phalanx is a parallel processor and accelerator array framework. Groups of processors and accelerators form shared memory clusters. Clusters are interconnected with each other and with extreme bandwidth I/O and memory devices by a 300- bit-wide Hoplite NOC. An example Kintex UltraScale KU040 system has 400 RISC-V cores, peak throughput of 100,000 MIPS, peak shared memory bandwidth of 600 GB/s, NOC bisection bandwidth of 700 Gbps, and uses 13 W.

Cited by

• VeBPF Many-Core Architecture for Network Functions in FPGA-based SmartNICs and IoT
• Flexible Vector Integration in Embedded RISC-V SoCs for End to End CNN Inference Acceleration
• HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA

Related

• Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU
• The BlueGene/L Supercomputer
• Accelerator-level Parallelism
• Monte Cimone: Paving the Road for the First Generation of RISC-V High-Performance Computers
• AHA-GRAPE: Adaptive Hydrodynamic Architecture - GRAvity PipE