vix.ing · top · new · best · stats · spec

FLAG: A Framework for FPGA-based LoAd Generation in Profinet Communication

2019/09/09 by Khaliq, Ahmad, Bhatt, Sangeet Saha. Bina, Dongbing Gu +5
Computer Science · Engineering · #FOS: Computer and information sciences #Network Time Synchronization Technologies #Networking and Internet Architecture (cs.NI) #Real-Time Systems Scheduling #Smart Grid Security and Resilience

paper · pdf · doi:10.48550/arxiv.1909.04091

openalex created_date 2019/05/29 · openalex publication_date 2019/09/09 · openalex updated_date 2026/07/28

Abstract

Like other automated system technologies, PROFINET, a real-time Industrial Ethernet Standard has shown increasing level of integration into the present IT Infrastructure. Such vast use of PROFINET can expose the controllers and I/O devices to operate in critical failures when traffic goes unexpectedly higher than normal. Rigorous testing of the running devices then becomes essential and therefore, in this paper, we prototype and design an FPGA based load Generating solution called FLAG (FPGA-based LoAd Generator) for PROFINET based traffic at the desired load configurations such as, bits per second, the number and size of the packets with their Ethertypes and MAC addresses. We have employed, a Zynq-7000 FPGA as our implementation platform for the proposed FLAG framework. The system can easily be deployed and accessed via the web or command line interface for successful load generation. Extensive experiments have been conducted to verify the effectiveness of our proposed solution and the results confirm that the proposed framework is capable to generate precise load at Fast/Gigabit line rate with a defined number of packets.

Related