DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices

2005/10/14 by Christophe Bobda, Bobda, Christophe, Ali Ahmadinia +11
Computer Science · Neuroscience · #B.7 #C.3 #C.5 #Embedded Systems Design Techniques #FOS: Computer and information sciences #Hardware Architecture (cs.AR) #Interconnection Networks and Systems #Neuroscience and Neural Engineering #cs.AR

paper · pdf · doi:10.48550/arxiv.cs/0510039

9 pages, 7 figures, 1 table, Latex, to appear in 15th International Conference on Field-Programmable Logic and Application

arxiv created 2005/10/14 · openalex publication_date 2005/10/14 · arxiv updated 2009/12/01 · openalex created_date 2025/10/10 · openalex updated_date 2026/07/28

Abstract

A new paradigm to support the communication among modules dynamically placed on a reconfigurable device at run-time is presented. Based on the network on chip (NoC) infrastructure, we developed a dynamic communication infrastructure as well as routing methodologies capable to handle routing in a NoC with obstacles created by dynamically placed components. We prove the unrestricted reachability of components and pins, the deadlock-freeness and we finally show the feasibility of our approach by means on real life example applications.

Related

• A Practical Approach for Circuit Routing on Dynamic Reconfigurable\n Devices
• Reconfigurable Processing Units vs. Reconfigurable Interconnects
• A General, Fault tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip
• Deadlock Recovery Technique in Bus Enhanced NoC Architecture
• The Design of a Network-On-Chip Architecture Based On An Avionic Protocol