Design and implementation of an out-of-order execution engine of floating-point arithmetic operations

2021/10/29 by Lazo, Cristóbal Ramírez
#FOS: Computer and information sciences #Hardware Architecture (cs.AR)

paper · doi:10.48550/arxiv.2111.01948

Abstract

In this thesis, work is undertaken towards the design in hardware description languages and implementation in FPGA of an out-of-order execution engine of floating-point arithmetic operations for the Lagarto II core. A first proposal covers the design of a low power consumption issue queue for out-of-order processors, register bank, bypass network, and the functional units for addition/subtraction, multiplication, division/reciprocal, and Fused Multiply Accumulate (FMAC) confirming with the IEEE-754 standard. The design supports double-precision format and denormalized numbers; A second proposal is based on a pair of FMAC as functional units which can perform almost all Floating-point operations, this design is more beneficial in area, performance, and energy efficiency compared with the first version.

Related

• On Approximate 8-bit Floating-Point Operations Using Integer Operations
• Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs
• Wanted: Floating-Point Add Round-off Error instruction
• PVU: Design and Implementation of a Posit Vector Arithmetic Unit (PVU) for Enhanced Floating-Point Computing in Edge and AI Applications
• Recycled Error Bits: Energy-Efficient Architectural Support for Higher Precision Floating Point