2024/12/18 by Alec Eickbusch, Matt McEwen, Eickbusch, Alec +425 · 5 voices · 13 citations
Computer Science · Mathematics · #Advanced Data Storage Technologies #Computational Geometry and Mesh Generation #Computer science #Geometry #Mathematics #Surface (topology)
paper · pdf · doi:10.48550/arxiv.2412.14360
published in arXiv (Cornell University) (Cornell University)
openalex publication_date 2024/12/18 · openalex created_date 2025/10/10 · openalex updated_date 2026/08/05
A remarkable characteristic of quantum computing is the potential for reliable computation despite faulty qubits. This can be achieved through quantum error correction, which is typically implemented by repeatedly applying static syndrome checks, permitting correction of logical information. Recently, the development of time-dynamic approaches to error correction has uncovered new codes and new code implementations. In this work, we experimentally demonstrate three time-dynamic implementations of the surface code, each offering a unique solution to hardware design challenges and introducing flexibility in surface code realization. First, we embed the surface code on a hexagonal lattice, reducing the necessary couplings per qubit from four to three. Second, we walk a surface code, swapping the role of data and measure qubits each round, achieving error correction with built-in removal of accumulated non-computational errors. Finally, we realize the surface code using iSWAP gates instead of the traditional CNOT, extending the set of viable gates for error correction without additional overhead. We measure the error suppression factor when scaling from distance-3 to distance-5 codes of Λ35,hex = 2.15(2), Λ35,walk = 1.69(6), and Λ35,iSWAP = 1.56(2), achieving state-of-the-art error suppression for each. With detailed error budgeting, we explore their performance trade-offs and implications for hardware design. This work demonstrates that dynamic circuit approaches satisfy the demands for fault-tolerance and opens new alternative avenues for scalable hardware design.