A digitally controlled silicon quantum processing unit

2026/04/17 by Members of the HRL Quantum Team, Collaborators, : +255 · 1 voice
Physics and Astronomy · #quant-ph

paper · pdf · doi:10.1038/s41586-026-10754-7

arxiv published 2026/04/17 · arxiv updated 2026/05/01

Abstract

Commercially-relevant quantum computers will require large numbers of high-performing qubits that can be manufactured, integrated, and controlled at scale. Silicon exchange-only (EO) qubits are a strong candidate modality due to their control-signal simplicity and compatibility with advanced semiconductor manufacturing, but questions remain around the achievability of sufficiently low noise and a scalable control and wiring solution. Here we introduce a quantum processing unit composed of a custom-designed cryogenic CMOS controller, a novel high-density superconducting ribbon cable, and a low-noise EO qubit device. The quantum chip features a three-rail array of 54 exchange-coupled quantum dots, configurable to host up to 18 EO qubits. We integrate and use these components to demonstrate qubit performance for both single-qubit and entangling operations that advances the EO state of the art by an order of magnitude. We further validate this system by implementing a distance-5 repetition code and a quantum error detecting code then make detailed comparisons with simulations. Our approach facilitates a utility-scale quantum computer with manageable operational and capital requirements.

Citations

• Weight-four parity checks with silicon spin qubits
• Estimating Detector Error Models on Google's Willow
• Simultaneous High-Fidelity Single-Qubit Gates in a Spin Qubit Array
• Engineering Ge profiles in Si/SiGe heterostructures for increased valley splitting
• Estimating detector error models from syndrome data
• Valley Splitting Correlations Across a Silicon Quantum Well Containing Germanium
• QARPET: A Crossbar Chip for Benchmarking Semiconductor Spin Qubits
• Operating two exchange-only qubits in parallel
• Quantum Computer Controlled by Superconducting Digital Electronics at Millikelvin Temperature
• Two-dimensional Si spin qubit arrays with multilevel interconnects
• Fault-tolerant quantum computation with a neutral atom processor
• A 300 mm foundry silicon spin qubit unit cell exceeding 99% fidelity in all operations
• On-chip cryogenic multiplexing of Si/SiGe quantum devices
• End-to-End Quantum Simulation of a Chemical System
• Method for efficient large-scale cryogenic characterization of CMOS technologies
• Improved Flexible Coaxial Ribbon Cable for High-Density Superconducting Arrays
• Improved Flexible Coaxial Ribbon Cable for High-Density Superconducting Arrays
• Full-permutation dynamical decoupling in triple-quantum-dot spin qubits
• Semiconductor Spin Qubits
• A cryogenic CMOS chip for generating control signals for multiple qubits
• A reset-if-leaked procedure for encoded spin qubits
• Characterising Quantum Devices at Scale with Custom Cryo-CMOS
• Control Electronics For Semiconductor Spin Qubits
• Rent's rule and extensibility in quantum computing
• Multiplexed Charge-locking Device for Large Arrays of Quantum Devices
• Genetic Design of Enhanced Valley Splitting towards a Spin Qubit in Silicon
• Universal Quantum Computation and Leakage Reduction in the 3-Qubit Decoherence Free Subsystem
• Differential Charge Sensing and Charge Delocalization in a Tunable Double Quantum Dot
• Universal Quantum Computation with the Exchange Interaction

Discussions

• A digitally controlled silicon quantum processing unit This research represents a crucial step toward practical quantum computing by demonstrating how silicon-based qubits can be integrated with the k [bsky, 1 points, 0 comments]