2019/03/08 by Dae-Woong Park, Dae‐Woong Park, Dzuhri Radityo Utomo +4 · 3 citations
Engineering · Physics and Astronomy · #Radio Frequency Integrated Circuit Design #Photonic and Optical Devices #Semiconductor Quantum Structures and Devices
paper · doi:10.1109/jssc.2019.2899515
This paper proposes a wideband and high-gain amplifier design technique based on a dual-peak maximum achievable gain (G <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">max</sub> ) core. The proposed technique achieves a power gain close to G <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">max</sub> at two frequencies simultaneously, thereby enabling the implementation of a wideband and high-gain amplifier. The input, output, and interstage matching networks are designed in a gain compensating manner, considering the gain variation of the dual-peak G <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">max</sub> -core. The four-stage amplifier based on an identical dual-peak G <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">max</sub> -core at each stage is implemented in a 65-nm CMOS process. The measured results show a 3-dB bandwidth of 30 GHz (227.5-257.2 GHz), a gain of 12.4 ± 1.5 dB, and a peak power added efficiency (PAE) of 1.6% with dc power dissipation of 23.8 mW, which corresponds to the widest 3-dB bandwidth and gain per stage comparable to those of other reported CMOS amplifiers operating at frequencies above 200 GHz.