Low-power CMOS digital design

1992/04/01 by Anantha P. Chandrakasan, A.P. Chandrakasan, S. Sheng +2 · 16 citations
Engineering · Computer Science · #Low-power high-performance VLSI design #Analog and Mixed-Signal Circuit Design #Parallel Computing and Optimization Techniques

paper · doi:10.1109/4.126534

Abstract

Motivated by emerging battery-operated applications that demand intensive computation in portable environments, techniques are investigated which reduce power consumption in CMOS digital circuits while maintaining computational throughput. Techniques for low-power operation are shown which use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations. An architecturally based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations. This optimum is achieved by trading increased silicon area for reduced power consumption.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Cited by

• CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution
• Hybrid CMOS-CNFET based NP dynamic Carry Look Ahead Adder
• Energy Efficient Federated Learning in Integrated Fog-Cloud Computing Enabled Internet-of-Things Networks
• A QCA Layout Design Methodology. Part I
• Predictive system shutdown and other architectural techniques for energy efficient programmable computation
• Robust subthreshold logic for ultra-low power operation
• Energy-Efficient Resource Allocation for Multi-User Mobile Edge Computing
• Age Based Task Scheduling and Computation Offloading in Mobile-Edge Computing Systems
• VLSI Systems for signal processing and Communications
• Lifelong Learning for Minimizing Age of Information in Internet of Things Networks
• Exploiting Non-Causal CPU-State Information for Energy-Efficient Mobile Cooperative Computing
• Reduced Area Low Power High Throughput BCD Adders for IEEE 754r Format
• An Application of a LPWAN for Upgrading Proximal Soil Sensing Systems. [europepmc]
• Efficient Integration of Ultra-low Power Techniques and Energy Harvesting in Self-Sufficient Devices: A Comprehensive Overview of Current Progress and Future Directions. [europepmc]
• Performance Limits and Advancements in Single 2D Transition Metal Dichalcogenide Transistor. [europepmc]
• A Survey on Reduction of Energy Consumption in Fog Networks-Communications and Computations. [europepmc]

Related

• CMOS Low Power Cell Library For Digital Design
• Low-power logic styles: CMOS versus pass-transistor logic
• Ultralow-Power Design in Near-Threshold Region
• How to Choose the Best CMOS Technology for Your Application
• Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams