A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping

2009/03/24 by Matthew Z. Straayer, Michael H. Perrott · 5 citations
Engineering · #Advancements in PLL and VCO Technologies #Analog and Mixed-Signal Circuit Design #Photonic and Optical Devices

paper · doi:10.1109/jssc.2009.2014709

Abstract

An 11-bit, 50-MS/s time-to-digital converter (TDC) using a multipath gated ring oscillator with 6 ps of effective delay per stage demonstrates 1st-order noise shaping. At frequencies below 1 MHz, the TDC error integrates to 80 fs (rms) for a dynamic range of 95 dB with no calibration required. The 157 times 258 mum TDC is realized in 0.13 mum CMOS and, depending on the time difference between input edges, consumes 2.2 to 21 mA from a 1.5 V supply.

Cited by

• A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-\rm fs_{\rm rms} Integrated Jitter at 4.5-mW Power
• An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs
• A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation
• A Successive Approximation Time-to-Digital Converter with Single Set of Delay Lines for Time Interval Measurements. [europepmc]
• An ADPLL-Based GFSK Modulator with Two-Point Modulation for IoT Applications. [europepmc]

Related

• A 64-Channel Precision Time-to-Digital Converter with Average 4.77 ps RMS Implemented in a 28 nm FPGA
• A high precision TDC based on a multi-phase clock
• A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging
• A 3-step Low-latency Low-Power Multichannel Time-to-Digital Converter based on Time Residual Amplifier
• A Low-Noise Wide-BW 3.6-GHz Digital ΔΣ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation