A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR

2024/08/04 by Yichao Zhang, Marco Bertuletti, Zhang, Yichao +9 · 1 citation
Engineering · #Telecommunications and Broadcasting Technologies

paper · pdf · doi:10.48550/arxiv.2408.08882

Abstract

We introduce an open-source architecture for next-generation Radio-Access Network baseband processing: 1024 latency-tolerant 32-bit RISC-V cores share 4 MiB of L1 memory via an ultra-low latency interconnect (7-11 cycles), a modular Direct Memory Access engine provides an efficient link to a high bandwidth memory, such as HBM2E (98% peak bandwidth at 910GBps). The system achieves leading-edge energy efficiency at sub-ms latency in key 6G baseband processing kernels: Fast Fourier Transform (93 GOPS/W), Beamforming (125 GOPS/W), Channel Estimation (96 GOPS/W), and Linear System Inversion (61 GOPS/W), with only 9% data movement overhead.

Cited by

• Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication

Related

• A 66-Gb/s/5.5-W RISC-V Many-Core Cluster for 5G+ Software-Defined Radio Uplinks
• A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN
• Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication
• Realizing In-Memory Baseband Processing for Ultra-Fast and Energy-Efficient 6G
• Improving Latency in a Signal Processing System on the Epiphany Architecture