Positive feedback in adiabatic logic

1996/09/26 by A. Vetuli, S.D. Pascoli, Stefano Di Pascoli +2
Engineering · Physics and Astronomy · #Low-power high-performance VLSI design #Advancements in Semiconductor Devices and Circuit Design #Quantum and electron transport phenomena

paper · doi:10.1049/el:19961272

Abstract

An adiabatic logic family is presented, which makes use of a CMOS positive feedback amplifier. The gate is based on dual rail logic and a cascade of such gates only needs three power/clock lines to operate. The positive feedback amplifier ensures high noise immunity and takes part in the energy recovery process.

Related

• Reversible Computing with Fast, Fully Static, Fully Adiabatic CMOS
• Design Automation for Adiabatic Circuits
• Low-Energy and CPA-Resistant Adiabatic CMOS/MTJ Logic for IoT Devices
• Resonant Clocking Circuits for Reversible Computation
• Landauer-Limited Dissipation in Quantum-Flux-Parametron Logic