Timing Driven C-Slow Retiming on RTL for MultiCores on FPGAs

2018/07/14 by Tobias Strauch, Strauch, Tobias
Computer Science · Engineering · #Embedded Systems Design Techniques #FOS: Computer and information sciences #Formal Methods in Verification #Hardware Architecture (cs.AR) #Low-power high-performance VLSI design #cs.AR

paper · pdf · doi:10.48550/arxiv.1807.05446

arxiv created 2018/07/14 · openalex publication_date 2018/07/14 · arxiv updated 2018/07/17 · openalex created_date 2025/10/10 · openalex updated_date 2026/07/28

Abstract

In this paper C-Slow Retiming (CSR) on RTL is discussed. CSR multiplies the functionality of cores by adding the same number of registers into each path. The technique is ideal for FPGAs with their already existing registers. Previously publications are limited to adding registers on netlist level, which generates a lot of system verification problems and which is assumed to be the major drawback to use this technology in the modern multicore times. The paper shows how CSR can efficiently be done with timing driven automatic RTL modification. The methodology provided with this paper can be used as guidance for using CSR in high level synthesis (HLS). The paper shows the results of a CSR-ed complex RISC core on RTL implemented on FPGAs.

Related

• Running Identical Threads in C-Slow Retiming based Designs for Functional Failure Detection
• Using System Hyper Pipelining (SHP) to Improve the Performance of a Coarse-Grained Reconfigurable Architecture (CGRA) Mapped on an FPGA
• CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
• SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
• Temporal Vectorization: A Compiler Approach to Automatic Multi-Pumping