RISC-V for HPC: Where we are and where we need to go

2024/06/18 by Brown, Nick
#Distributed #FOS: Computer and information sciences #Parallel #and Cluster Computing (cs.DC)

paper · doi:10.48550/arxiv.2406.12398

Abstract

Funded by the UK ExCALIBUR H&ES exascale programme, since early 2022 we have provided a RISC-V testbed for HPC to offer free access for scientific software developers to experiment with RISC-V for their workloads. Based upon our experiences of providing access to RISC-V for the HPC community, and our involvement with the RISC-V community at large, in this extended abstract we summarise the current state of RISC-V for HPC and consider the high priority areas that should be addressed to help drive adoption.

Related

• Experiences of running an HPC RISC-V testbed
• RISC-V for HPC: An update of where we are and main action points
• Test-driving RISC-V Vector hardware for HPC
• Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU
• Monte Cimone: Paving the Road for the First Generation of RISC-V High-Performance Computers