Holistic Approach for Fault-Tolerant Network-on-Chip based Many-Core Systems

2016/01/26 by Siavoosh Payandeh Azad, Azad, Siavoosh Payandeh, Behrad Niazmand +7
Computer Science · #Distributed #FOS: Computer and information sciences #Parallel #and Cluster Computing (cs.DC) #cs.DC

paper · pdf · doi:10.48550/arxiv.1601.07089

2nd International Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing DREAMCloud 2016 (arXiv:cs/1601.04675), DREAMCloud/2016/05

arxiv created 2016/01/26 · arxiv updated 2016/01/27

Abstract

In this paper we describe a holistic approach for Fault-Tolerant Network-on-Chip (NoC) based many-core systems that incorporates a System Health Monitoring Unit (SHMU) which collects all the fault information from the system, classifies them and provides different solutions for different fault classes. A Mapper/Scheduler Unit (MSU) is used for online generation of different mapping and scheduling solutions based on the current fault configuration of the system. For detection of faults, we have leveraged concurrent online checkers, able to capture faults with low detection latency and providing the fault information for SHMU, which can be later used for the recovery process. The experimentation setup is performed in an open source tool, able to perform the mapping, scheduling and simulation of the system.

Related

• A Survey of fault models and fault tolerance methods for 2D bus-based multi-core systems and TSV based 3D NOC many-core systems
• A Survey of fault mitigation techniques for multi-core architectures
• The Path to Fault- and Intrusion-Resilient Manycore Systems on a Chip
• FASHION: Fault-Aware Self-Healing Intelligent On-chip Network
• A heterogeneous many-core platform for experiments on scalable custom interconnects and management of fault and critical events, applied to many-process applications: Vol. II, 2012 technical report