Enumerating Hardware-Software Splits with Program Rewriting

2020/02/29 by G.P. Smith, Zachary Tatlock, Smith, Gus +3
Computer Science · #Software Reliability and Analysis Research #Software Engineering Research #Software Testing and Debugging Techniques

paper · pdf · doi:10.48550/arxiv.2003.00290

Abstract

A core problem in hardware-software codesign is in the sheer size of the design space. Without a set ISA to constrain the hardware-software interface, the design space explodes. This work presents a strategy for managing the massive hardware-software design space within the domain of machine learning inference workloads and accelerators. We first propose EngineIR, a new language for representing machine learning hardware and software in a single program. Then, using equality graphs -- a data structure from the compilers literature -- we suggest a method for efficiently enumerating the design space by performing rewrites over our representation.

Related

• ML For Hardware Design Interpretability: Challenges and Opportunities
• There and Back Again: A Netlist's Tale with Much Egraphin'
• MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
• Generation of Compiler Backends from Formal Models of Hardware
• SEER: Super-Optimization Explorer for HLS using E-graph Rewriting with MLIR