Implementation of a FPGA-Based Feature Detection and Networking System for Real-time Traffic Monitoring

2016/03/22 by Jieshi Chen, Benjamin Carrion Schafer, Benjamin Carrión Schäfer +5
Computer Science · Engineering · #CCD and CMOS Imaging Sensors #Computer Vision and Pattern Recognition (cs.CV) #Embedded Systems Design Techniques #Embedded Systems and FPGA Applications #FOS: Computer and information sciences #cs.CV

paper · pdf · doi:10.48550/arxiv.1603.06669

arxiv created 2016/03/22 · openalex publication_date 2016/03/22 · arxiv updated 2016/03/23 · openalex created_date 2016/06/24 · openalex updated_date 2026/07/28

Abstract

With the growing demand of real-time traffic monitoring nowadays, software-based image processing can hardly meet the real-time data processing requirement due to the serial data processing nature. In this paper, the implementation of a hardware-based feature detection and networking system prototype for real-time traffic monitoring as well as data transmission is presented. The hardware architecture of the proposed system is mainly composed of three parts: data collection, feature detection, and data transmission. Overall, the presented prototype can tolerate a high data rate of about 60 frames per second. By integrating the feature detection and data transmission functions, the presented system can be further developed for various VANET application scenarios to improve road safety and traffic efficiency. For example, detection of vehicles that violate traffic rules, parking enforcement, etc.

Related

• Hardware Acceleration of Lane Detection Algorithm: A GPU Versus FPGA Comparison
• An FPGA-Based Semi-Automated Traffic Control System Using Verilog HDL
• FPGA-based Lane Detection System incorporating Temperature and Light Control Units
• Vision-Based Incoming Traffic Estimator Using Deep Neural Network on General Purpose Embedded Hardware
• FPGA Implementation of an Intelligent Traffic Light Controller (I-TLC) in Verilog