A Dynamic Overlay Supporting Just-In-Time Assembly to Construct Customized Hardware Accelerators

2016/03/03 by Zeyad Aklah, Aklah, Zeyad, Sen Ma +3
Computer Science · #FOS: Computer and information sciences #Hardware Architecture (cs.AR) #cs.AR

paper · pdf · doi:10.48550/arxiv.1603.01187

2 pages, extended abstract, 2nd International Workshop on Overlay Architectures for FPGAs (OLAF),Feburary 21, 2016 - Monterey, CA, USA

arxiv created 2016/03/03 · arxiv updated 2016/03/04

Abstract

Barriers that prevent programmers from using FPGAs include the need to work within vendor specific CAD tools, knowledge of hardware programming models, and the requirement to pass each design through synthesis, place and route. In this work, a dynamic overlay is designed to support Just- In-Time assembly by composing hardware operators to construct full accelerators. The hardware operators are pre-synthesized bit- streams and can be downloaded to Partially Reconfigurable(PR) regions at runtime.

Related

• Building Application-Specific Overlays on FPGAs with High-Level Customizable IPs
• Exploiting RapidWright in the Automatic Generation of Application-Specific FPGA Overlays
• A Scalable, Low-Overhead Finite-State Machine Overlay for Rapid FPGA Application Development
• Transparent Live Code Offloading on FPGA
• A Compiler Infrastructure for FPGA and ASIC Development