Branch Prediction in Hardcaml for a RISC-V 32im CPU

2023/12/16 by Saveau, Alex
#FOS: Computer and information sciences #Hardware Architecture (cs.AR)

paper · doi:10.48550/arxiv.2312.10426

Abstract

Accurate branch prediction is a critical part of high performance instruction stream processing. In this paper, I present a hardware implementation of branch prediction for a RV32IM CPU, starting with static decode stage predictions and culminating in the use of BATAGE. In addition, I detail my experience writing the RTL in Hardcaml, a hardware description library for the functional programming language OCaml.

Related

• Branch Predicting with Sparse Distributed Memories
• A Survey of Techniques for Dynamic Branch Prediction
• By-Software Branch Prediction in Loops
• A Survey of Deep Learning Techniques for Dynamic Branch Prediction
• The bi-mode branch predictor